## In the Specification:

At page 6, 3<sup>rd</sup> paragraph, bridging on to page 7, 1<sup>st</sup> paragraph, kindly amend as follows:

Reference is now made to Fig. 5, which is simplified flowchart illustration of a method of converting a computer processor into а multithreaded processor (VMP), operative accordance with a preferred embodiment of the present invention. In the method of Fig. 5 a single-threaded processor with a k-phased pipeline is converted into an n-threaded VMP with n\*k-phased pipeline, where n is a whole number greater than one and k is a whole number greater than zero. The VMP is compatible with the original processor, being able to run the same binary code as the original processor modification. The VMP operates at a clock frequency that is up to n times higher than the original clock frequency, due to the n-fold deeper pipeline. Up to n interleaved threads, where each thread is independent program, are run simultaneously. compensates for pipeline penalties, such as stalling and idling, that are usually introduced when adding phases to a conventional pipeline.